Speculation in FPGA CAD
Use of speculative optimisation for improving FPGA CAD
This project explores the use of Speculation as an optimisation flow to improve the performance of FPGA tools. The initial part of this work exploits the use of simulation metadata as a guide for optimising the mapping/placement tasks in the FPGA CAD flow.